(MBD_DM6437_FPGA_en)DaVinci_lab5_speedway_f08_10_1_3_3(14)

We are now ready to compile the entire FPGA-side video system with SAD co-processor for stand-alone operation on the Avnet Spartan-3A DSP DaVinci Development Kit. We are at the point illustrated below.

Figure 16 -- Compiling the FPGA-side Video System

百度搜索“77cn”或“免费范文网”即可找到本站免费阅读全部范文。收藏本站方便下次阅读，免费范文网，提供经典小说教育文库(MBD_DM6437_FPGA_en)DaVinci_lab5_speedway_f08_10_1_3_3(14)在线全文阅读。