(MBD_DM6437_FPGA_en)DaVinci_lab5_speedway_f08_10_1_3_3(13)

Figure 13 – Open ISE project

This ISE project has been augmented from a baseline reference design called 'FPGA Co-Processing Design' that ships with the Avnet Spartan-3A DSP DaVinci Development Kit. The baseline reference design provides the complete FPGA infrastructure to connect to video sources and displays of the Avnet PS Video EXP module mounted onto the Avnet Spartan-3A DSP DaVinci board. To create the FPGA-side of a stand-alone video system, simply augment the baseline reference design with an application-specific co-processor block, in this case the SAD created in experiment 1.

Figure 14 -- Baseline Reference Design 'FPGA Co-Processing Design'

The FPGA-side baseline reference design is located in folder

C:\avnet_s3adsp_dm6437_1_06\bsl\fpga\ise\davinci_coprocessor

4. When the project opens, re-size the ‘sources’ pane in the top-left corner of Project

Navigator, enlarging it such that pathnames of the various components are fully visible.

Figure 15 – Project Navigator

Question #1:

What is the name of the application-specific co-processor in the Project

Navigator ‘sources’ pane ? __________________________________________ In what step of experiment 1 was the application-specific co-processor

generated? __________

百度搜索“77cn”或“免费范文网”即可找到本站免费阅读全部范文。收藏本站方便下次阅读，免费范文网，提供经典小说教育文库(MBD_DM6437_FPGA_en)DaVinci_lab5_speedway_f08_10_1_3_3(13)在线全文阅读。