77范文网 - 专业文章范例文档资料分享平台

IDT70T3589S-133BFI中文资料(12)

来源:网络收集 时间:2020-12-29 下载这篇文档 手机版
说明:文章内容仅供预览,部分内容可能不全,需要完整文档或者需要复制内容,请下载word后使用。下载word有问题请添加微信号:或QQ: 处理(尽可能给您提供完整文档),感谢您的支持与谅解。点击这里给我发消息

元器件交易网http://www.77cn.com.cn

AC Electrical Characteristics Over the Operating Temperature Range(Read and Write Cycle Timing) (2,3) (VDD = 2.5V ± 100mV, TA = 0°C to +70°C)

70T3519/99/89

S200Com'l Only(5)

SymboltCYC1tCYC2tCH1tCL1tCH2tCL2tSAtHAtSCtHCtSBtHBtSWtHWtSDtHDtSADtHADtSCNtHCNtSRPTtHRPTtOEtOLZ(6)tOHZ(6)tCD1tCD2tDCtCKHZ(6)tCKLZ(6)tINStINRtCOLStCOLRtZZSCtZZRC

Clock Cycle Time (Flow-Through)(1)Clock Cycle Time (Pipelined)(1)Clock High Time (Flow-Through)(1)Clock Low Time (Flow-Through)(1)Clock High Time (Pipelined)(2)Clock Low Time (Pipelined)(1)Address Setup TimeAddress Hold TimeChip Enable Setup TimeChip Enable Hold TimeByte Enable Setup TimeByte Enable Hold TimeR/W Setup TimeR/W Hold TimeInput Data Setup TimeInput Data Hold TimeADS Setup TimeADS Hold TimeCNTEN Setup TimeCNTEN Hold TimeREPEAT Setup TimeREPEAT Hold TimeOutput Enable to Data ValidOutput Enable to Output Low-ZOutput Enable to Output High-ZClock to Data Valid (Flow-Through)(1)Clock to Data Valid (Pipelined)(1)Data Output Hold After Clock HighClock High to Output High-ZClock High to Output Low-ZInterrupt Flag Set TimeInterrupt Flag Reset TimeCollision Flag Set TimeCollision Flag Reset TimeSleep Mode Set CyclesSleep Mode Recovery Cycles

Parameter

Min.15566221.50.51.50.51.50.51.50.51.50.51.50.51.50.51.50.5

____

70T3519/99/89

S166Com'l& Ind(4)Min.206882.42.41.70.51.70.51.70.51.70.51.70.51.70.51.70.51.70.5

____

70T3519/99/89

S133Com'l& IndMin.257.51010331.80.51.80.51.80.51.80.51.80.51.80.51.80.51.80.5

____

Max.

________________________________________________________________________________________

Max.

________________________________________________________________________________________

Max.

________________________________________________________________________________________

Unitnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnsnscyclescycles

4.4

____

4.4

____

4.6

____

11

________

11

________

11

________

3.4103.4

____

3.6123.6

____

4.2154.2

____

111

________________

111

________________

111

________________

3.4

____

3.6

____

4.2

____

773.43.4

________

773.63.6

________

774.24.2

________

23

23

23

Port-to-Port DelaytCOtOFS

Clock-to-Clock Offset

Clock-to-Clock Offset for Collision Detection

4

____

5

____

6

____

ns

Please refer to Collision Detection Timing Table on Page 21

5666 tbl 11

NOTES:

1.The Pipelined output parameters (tCYC2, tCD2) apply to either or both left and right ports when FT/PIPEX = VDD (2.5V). Flow-through parameters (tCYC1, tCD1)apply when FT/PIPE = Vss (0V) for that port.

2.All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPE and OPT. FT/PIPE and OPT should betreated as DC signals, i.e. steady state during operation.

3.These values are valid for either level of VDDQ (3.3V/2.5V). See page 6 for details on selecting the desired operating voltage levels for each port.4.166MHz I-Temp is not available in the BF-208 package.

5.200Mhz is not available in the BF-208 and DR-208 packages.

百度搜索“77cn”或“免费范文网”即可找到本站免费阅读全部范文。收藏本站方便下次阅读,免费范文网,提供经典小说综合文库IDT70T3589S-133BFI中文资料(12)在线全文阅读。

IDT70T3589S-133BFI中文资料(12).doc 将本文的Word文档下载到电脑,方便复制、编辑、收藏和打印 下载失败或者文档不完整,请联系客服人员解决!
本文链接:https://www.77cn.com.cn/wenku/zonghe/1173814.html(转载请注明文章来源)
Copyright © 2008-2022 免费范文网 版权所有
声明 :本网站尊重并保护知识产权,根据《信息网络传播权保护条例》,如果我们转载的作品侵犯了您的权利,请在一个月内通知我们,我们会及时删除。
客服QQ: 邮箱:tiandhx2@hotmail.com
苏ICP备16052595号-18
× 注册会员免费下载(下载后可以自由复制和排版)
注册会员下载
全站内容免费自由复制
注册会员下载
全站内容免费自由复制
注:下载文档有可能“只有目录或者内容不全”等情况,请下载之前注意辨别,如果您已付费且无法下载或内容有问题,请联系我们协助你处理。
微信: QQ: